



☒ L3: (5) test and deep adj  
☒ L3: (105) deep adj trench  
☒ L4: (3) 3 and (substrate a  
☒ L5: (3) 3 and (substrate a  
☒ L6: (55) 3 and (substrate  
☒ L8: (3) 3 and (substrate a  
☒ L9: (45) 3 and (substrate  
☒ L10: (43) 3 and (substrate

   

DBs: USPAT EPO JPD

☒ Dns

Default operator: OR

☒ Highlight all hit records initially

deep adj trench adj capacitor and word adj line01

    

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef
38	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6040210 A	20000331	67	2F-square memory cell for gigabit memory applications	438/338	257/E27.198; 257/E27.194;
39	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6037194 A	20000314	37	Method for making a DRAM cell with grooved transfer	438/147	438/171
40	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6034389 A	20000307	69	Self-aligned diffused source vertical transistors with	257/301	257/306; 257/308;
41	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6033967 A	20000307	8	Method for increasing capacitance in DRAM	438/398	438/355
42	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6033957 A	20000307	70	1T square memory cell having vertical floating-gate	438/370	257/E27.103; 257/E29.119;
43	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6025245 A	20000215	7	Method of forming a trench capacitor with a sacrificial	438/386	438/343
44	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6016268 A	20000118	11	Three transistor multi-state dynamic memory cell for	365/149	365/147
45	<input type="checkbox"/>	<input type="checkbox"/>	US 6013548 A	20000111	70	Self-aligned diffused source vertical transistors with	438/242	257/E27.191; 438/241;
46	<input type="checkbox"/>	<input type="checkbox"/>	US 5998821 A	19991207	19	Dynamic ram structure having a trench capacitor	257/301	257/298; 257/311;
47	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5998820 A	19991207	16	Fabrication method and structure for a DRAM cell	257/296	257/298; 257/277;
48	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5998410 A	19991130	7	Multiplication of storage capacitance in memory cells	365/149	365/137

  


Inbox - Microsoft Outlook

EAST - [10065187...

EAST Browser - L11: [...]

EAST Browser - L3: [...]

             

52 P